Modeling of Electrical Overstress in Integrated Circuits

Modeling of Electrical Overstress in Integrated Circuits
Author :
Publisher : Springer Science & Business Media
Total Pages : 165
Release :
ISBN-10 : 9781461527886
ISBN-13 : 1461527880
Rating : 4/5 (86 Downloads)

Book Synopsis Modeling of Electrical Overstress in Integrated Circuits by : Carlos H. Diaz

Download or read book Modeling of Electrical Overstress in Integrated Circuits written by Carlos H. Diaz and published by Springer Science & Business Media. This book was released on 2012-12-06 with total page 165 pages. Available in PDF, EPUB and Kindle. Book excerpt: Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in integrated circuits. The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and use an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure. Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields.


Modeling of Electrical Overstress in Integrated Circuits Related Books

Power Profiles
Language: en
Pages: 224
Authors: Steve Kenson
Categories: Games & Activities
Type: BOOK - Published: 2017-08-01 - Publisher:

DOWNLOAD EBOOK

The Mutants & Masterminds Superhero Roleplaying Game gives you all the tools you need to create the super powers you imagine. Power Profiles gives you those pow
Profiles of Power & Success
Language: en
Pages: 434
Authors: Gene N. Landrum
Categories: Biography & Autobiography
Type: BOOK - Published: 1996 - Publisher:

DOWNLOAD EBOOK

Presents a psychobiographical analysis of 14 individuals who rose to the top of their professions and changed the world, including Frank Lloyd Wright, Helena Ru
Elizabeth I
Language: en
Pages: 226
Authors: Christopher Haigh
Categories: History
Type: BOOK - Published: 2014-06-11 - Publisher: Routledge

DOWNLOAD EBOOK

The reign of Elizabeth I was one of the most important periods of expansion and growth in British history - the "Golden Age". This celebrated and influential st
Modeling of Electrical Overstress in Integrated Circuits
Language: en
Pages: 165
Authors: Carlos H. Diaz
Categories: Technology & Engineering
Type: BOOK - Published: 2012-12-06 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are
NASA Technical Note
Language: en
Pages: 912
Authors:
Categories: Aeronautics
Type: BOOK - Published: 1971 - Publisher:

DOWNLOAD EBOOK