Design of Cost-Efficient Interconnect Processing Units

Design of Cost-Efficient Interconnect Processing Units
Author :
Publisher : CRC Press
Total Pages : 292
Release :
ISBN-10 : 9781420044720
ISBN-13 : 1420044729
Rating : 4/5 (20 Downloads)

Book Synopsis Design of Cost-Efficient Interconnect Processing Units by : Marcello Coppola

Download or read book Design of Cost-Efficient Interconnect Processing Units written by Marcello Coppola and published by CRC Press. This book was released on 2020-10-14 with total page 292 pages. Available in PDF, EPUB and Kindle. Book excerpt: Streamlined Design Solutions Specifically for NoC To solve critical network-on-chip (NoC) architecture and design problems related to structure, performance and modularity, engineers generally rely on guidance from the abundance of literature about better-understood system-level interconnection networks. However, on-chip networks present several distinct challenges that require novel and specialized solutions not found in the tried-and-true system-level techniques. A Balanced Analysis of NoC Architecture As the first detailed description of the commercial Spidergon STNoC architecture, Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC examines the highly regarded, cost-cutting technology that is set to replace well-known shared bus architectures, such as STBus, for demanding multiprocessor system-on-chip (SoC) applications. Employing a balanced, well-organized structure, simple teaching methods, numerous illustrations, and easy-to-understand examples, the authors explain: how the SoC and NoC technology works why developers designed it the way they did the system-level design methodology and tools used to configure the Spidergon STNoC architecture differences in cost structure between NoCs and system-level networks From professionals in computer sciences, electrical engineering, and other related fields, to semiconductor vendors and investors – all readers will appreciate the encyclopedic treatment of background NoC information ranging from CMPs to the basics of interconnection networks. The text introduces innovative system-level design methodology and tools for efficient design space exploration and topology selection. It also provides a wealth of key theoretical and practical MPSoC and NoC topics, such as technological deep sub-micron effects, homogeneous and heterogeneous processor architectures, multicore SoC, interconnect processing units, generic NoC components, and embeddings of common communication patterns.


Design of Cost-Efficient Interconnect Processing Units Related Books

Design of Cost-Efficient Interconnect Processing Units
Language: en
Pages: 292
Authors: Marcello Coppola
Categories: Technology & Engineering
Type: BOOK - Published: 2020-10-14 - Publisher: CRC Press

DOWNLOAD EBOOK

Streamlined Design Solutions Specifically for NoC To solve critical network-on-chip (NoC) architecture and design problems related to structure, performance and
On-Chip Interconnect with aelite
Language: en
Pages: 212
Authors: Andreas Hansson
Categories: Technology & Engineering
Type: BOOK - Published: 2010-10-20 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

The book provides a comprehensive description and implementation methodology for the Philips/NXP Aethereal/aelite Network-on-Chip (NoC). The presentation offers
Designing 2D and 3D Network-on-Chip Architectures
Language: en
Pages: 271
Authors: Konstantinos Tatas
Categories: Technology & Engineering
Type: BOOK - Published: 2013-10-08 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technol
Routing Algorithms in Networks-on-Chip
Language: en
Pages: 411
Authors: Maurizio Palesi
Categories: Technology & Engineering
Type: BOOK - Published: 2013-10-22 - Publisher: Springer Science & Business Media

DOWNLOAD EBOOK

This book provides a single-source reference to routing algorithms for Networks-on-Chip (NoCs), as well as in-depth discussions of advanced solutions applied to
On-Chip Networks
Language: en
Pages: 137
Authors: Natalie Enright
Categories: Technology & Engineering
Type: BOOK - Published: 2009-07-16 - Publisher: Springer Nature

DOWNLOAD EBOOK

With the ability to integrate a large number of cores on a single chip, research into on-chip networks to facilitate communication becomes increasingly importan