Transient-Induced Latchup in CMOS Integrated Circuits

Transient-Induced Latchup in CMOS Integrated Circuits
Author :
Publisher : John Wiley & Sons
Total Pages : 265
Release :
ISBN-10 : 9780470824085
ISBN-13 : 0470824085
Rating : 4/5 (85 Downloads)

Book Synopsis Transient-Induced Latchup in CMOS Integrated Circuits by : Ming-Dou Ker

Download or read book Transient-Induced Latchup in CMOS Integrated Circuits written by Ming-Dou Ker and published by John Wiley & Sons. This book was released on 2009-07-23 with total page 265 pages. Available in PDF, EPUB and Kindle. Book excerpt: The book all semiconductor device engineers must read to gain a practical feel for latchup-induced failure to produce lower-cost and higher-density chips. Transient-Induced Latchup in CMOS Integrated Circuits equips the practicing engineer with all the tools needed to address this regularly occurring problem while becoming more proficient at IC layout. Ker and Hsu introduce the phenomenon and basic physical mechanism of latchup, explaining the critical issues that have resurfaced for CMOS technologies. Once readers can gain an understanding of the standard practices for TLU, Ker and Hsu discuss the physical mechanism of TLU under a system-level ESD test, while introducing an efficient component-level TLU measurement setup. The authors then present experimental methodologies to extract safe and area-efficient compact layout rules for latchup prevention, including layout rules for I/O cells, internal circuits, and between I/O and internal circuits. The book concludes with an appendix giving a practical example of extracting layout rules and guidelines for latchup prevention in a 0.18-micrometer 1.8V/3.3V silicided CMOS process. Presents real cases and solutions that occur in commercial CMOS IC chips Equips engineers with the skills to conserve chip layout area and decrease time-to-market Written by experts with real-world experience in circuit design and failure analysis Distilled from numerous courses taught by the authors in IC design houses worldwide The only book to introduce TLU under system-level ESD and EFT tests This book is essential for practicing engineers involved in IC design, IC design management, system and application design, reliability, and failure analysis. Undergraduate and postgraduate students, specializing in CMOS circuit design and layout, will find this book to be a valuable introduction to real-world industry problems and a key reference during the course of their careers.


Transient-Induced Latchup in CMOS Integrated Circuits Related Books

Transient-Induced Latchup in CMOS Integrated Circuits
Language: en
Pages: 265
Authors: Ming-Dou Ker
Categories: Technology & Engineering
Type: BOOK - Published: 2009-07-23 - Publisher: John Wiley & Sons

DOWNLOAD EBOOK

The book all semiconductor device engineers must read to gain a practical feel for latchup-induced failure to produce lower-cost and higher-density chips. Trans
ESD
Language: en
Pages: 260
Authors: Steven H. Voldman
Categories: Technology & Engineering
Type: BOOK - Published: 2011-04-04 - Publisher: John Wiley & Sons

DOWNLOAD EBOOK

Electrostatic discharge (ESD) continues to impact semiconductor components and systems as technologies scale from micro- to nano-electronics. This book studies
Latchup
Language: en
Pages: 472
Authors: Steven H. Voldman
Categories: Technology & Engineering
Type: BOOK - Published: 2008-04-15 - Publisher: John Wiley & Sons

DOWNLOAD EBOOK

Interest in latchup is being renewed with the evolution of complimentary metal-oxide semiconductor (CMOS) technology, metal-oxide-semiconductor field-effect tra
Nano-CMOS Circuit and Physical Design
Language: en
Pages: 413
Authors: Ban Wong
Categories: Technology & Engineering
Type: BOOK - Published: 2005-04-08 - Publisher: John Wiley & Sons

DOWNLOAD EBOOK

Based on the authors' expansive collection of notes taken over the years, Nano-CMOS Circuit and Physical Design bridges the gap between physical and circuit des
Electrical Overstress (EOS)
Language: en
Pages: 368
Authors: Steven H. Voldman
Categories: Technology & Engineering
Type: BOOK - Published: 2013-10-28 - Publisher: John Wiley & Sons

DOWNLOAD EBOOK

Electrical Overstress (EOS) continues to impact semiconductor manufacturing, semiconductor components and systems as technologies scale from micro- to nano-elec