VLSI Architectures and Implementations of Iterative FEC Decoders

VLSI Architectures and Implementations of Iterative FEC Decoders
Author :
Publisher :
Total Pages : 240
Release :
ISBN-10 : OCLC:460214320
ISBN-13 :
Rating : 4/5 (20 Downloads)

Book Synopsis VLSI Architectures and Implementations of Iterative FEC Decoders by : Tzu-Chieh Kuo

Download or read book VLSI Architectures and Implementations of Iterative FEC Decoders written by Tzu-Chieh Kuo and published by . This book was released on 2009 with total page 240 pages. Available in PDF, EPUB and Kindle. Book excerpt:


VLSI Architectures and Implementations of Iterative FEC Decoders Related Books

VLSI Architectures and Implementations of Iterative FEC Decoders
Language: en
Pages: 240
Authors: Tzu-Chieh Kuo
Categories:
Type: BOOK - Published: 2009 - Publisher:

DOWNLOAD EBOOK

High Throughput VLSI Architectures for Iterative Decoders
Language: en
Pages: 372
Authors: Engling Yeo
Categories:
Type: BOOK - Published: 2003 - Publisher:

DOWNLOAD EBOOK

VLSI Architectures for Iterative Channel Decoders
Language: en
Pages:
Authors:
Categories:
Type: BOOK - Published: 2003 - Publisher:

DOWNLOAD EBOOK

VLSI Architectures for Modern Error-Correcting Codes
Language: en
Pages: 387
Authors: Xinmiao Zhang
Categories: Technology & Engineering
Type: BOOK - Published: 2017-12-19 - Publisher: CRC Press

DOWNLOAD EBOOK

Error-correcting codes are ubiquitous. They are adopted in almost every modern digital communication and storage system, such as wireless communications, optica
Efficient VLSI Architectures for Algebraic Soft-decision Decoding of Reed-Solomon Codes
Language: en
Pages: 177
Authors: Jiangli Zhu
Categories:
Type: BOOK - Published: 2011 - Publisher:

DOWNLOAD EBOOK

Algebraic soft-decision decoding (ASD) algorithms of Reed-Solomon (RS) codes have attracted much interest due to their significant coding gain and polynomial co